Electrolytic-Capacitor-Less High-Power LED Driver

Yajie Qiu, Hongliang Wang, Zhiyuan Hu, Laili Wang, Yan-Fei Liu Fellow IEEE and P. C. Sen Life Fellow IEEE  
Department of Electrical and Computer Engineering  
Queen’s University  
Kingston, ON, Canada  
yajie.qiu@queensu.ca, hongliang.wang@queensu.ca, zhiyuan.hu@queensu.ca, lailiwang@gmail.com, yanfei.liu@queensu.ca, senp@queensu.ca

Abstract—Conventional topologies for high-power LED drivers with high power factors require large capacitances to mitigate the output current ripples. Electrolytic capacitors are commonly used because they are the only capacitors with sufficient energy density to accommodate high power applications. However, the short life span of electrolytic capacitors significantly reduces the life span of the entire LED lighting fixture, which is undesirable. This paper proposes a single-stage high-power LED driver using ripple compensation concept to minimize the output capacitance requirement, enabling the use of long-life film capacitors. Compared to existing technologies, the proposed circuit achieves zero ripple current through LED lamps and achieves high power factor and high efficiency. A 100W (150V/0.7A) LED driver prototype was built which demonstrates that the proposed method can achieve the same LED current with only 44µF film capacitors, compared to the 4700µF electrolytic capacitors required in conventional single-stage LED drivers. Meanwhile, the proposed prototype has achieved a peak power efficiency of 92%, benefiting from active clamp technology.

I. INTRODUCTION

High-power LED drivers are commonly used in outdoor lighting applications. In these applications, a large number of LEDs are connected in series to increase the lumens. This configuration yields a high output voltage and low output current combination, and usually requires isolation.

Conventional LED driver solutions include two categories: (a) two-stage configuration [1-3] and (b) single-stage configuration [4-6]. The two-stage configuration, as shown in Figure 1(a), can achieve high power factor and tight output current regulation, making it a popular choice for high-power LED drivers. However, it exhibits a poor efficiency and low power density. Usually capacitors of high capacitance value are needed at the output of the power factor correction stage to buffer the power difference of the AC input and DC output. The necessary capacitance is generally around 1µF per Watt [7]. The PFC output capacitance can be reduced by increasing the voltage ripple[7]. However, the possible capacitance reduction is limited because the PFC output voltage must be higher than the minimum input line voltage to ensure the normal operation of the boost PFC converter. Therefore, electrolytic capacitors are required.

Conventional single-stage configuration, as shown in Figure 1(b), presents a cost effective and high-efficiency solution, yet the large electrolytic capacitors are still necessary to reduce the double line frequency (120Hz) ripple. Otherwise, the double line frequency current ripple will cause light flickering, which is harmful to human visual system [8-10]. Many solutions have been proposed to reduce this ripple.

One method is to inject the harmonics (3rd and 5th) into the input current [11, 12]. This sacrifices the power factor,
which is unacceptable for high-power LED drivers. In [13-15], an auxiliary ripple cancellation stage is connected in parallel with the PFC output, as shown in Figure 2. The auxiliary stage must withstand the same high voltage stress equal to the PFC output voltage. Therefore, high voltage-rating components are necessary, which generally have higher cost and lower efficiency than their low-voltage-rating counterparts. In [16, 17], the auxiliary stage is in series with the PFC output, thus the voltage stress can be reduced to the pk-to-pk voltage ripple value. However, the room for capacitance reduction is also limited since the ripple cancellation circuit is unipolar. The auxiliary stage must provide a large DC component to cancel a large PFC output ripple. This increases the stress on the auxiliary circuit, which is also unfavorable to achieve high efficiency.

In this paper, a novel high power single-stage LED driver solution is proposed. The bipolar ripple compensation stage is used to generate a pure AC voltage with zero DC bias which accurately tracks the voltage ripple of the PFC output. With this compensation stage, the PFC output capacitance can be significantly reduced, allowing long-life film capacitors to be used.

The paper is organized as follows: Section II introduces the operation principles of the proposed LED driver configuration. Section III provides the step by step design procedure. Section IV describes the operation modes and advantages of the proposed bipolar ripple compensation stage. Section V provides the experimental results, and Section VI is the conclusion.

II. OPERATIONS PRINCIPLES OF THE PROPOSED LED DRIVER CONFIGURATION

A. Basic Concept of Proposed LED Driver

Figure 3 shows circuit block diagram of the proposed electrolytic-capacitor-less configuration for high-power LED driver.

This configuration consists of a PFC stage and a bipolar ripple compensation stage (hereafter referred to as the bipolar compensation stage). The main output voltage and the compensation output voltage are connected in series to power the LED lamps. Figure 4 shows the voltage waveforms of the main output, ripple compensation stage output and the LED voltage.

The PFC output voltage, $V_{\text{main}}$, includes both the AC and DC voltage components. The AC voltage ripple is at double line frequency, shown as the upper red dotted line in Figure 4. The expression of the PFC output voltage is in (1).

$$V_{\text{main}} = V_{\text{DC}} + v_{\text{ripple}}$$

where $V_{\text{DC}}$ is the DC component of the PFC output voltage, and $v_{\text{ripple}}$ is the AC component of PFC output voltage. The output voltage of the compensation stage $v_{\text{comp}}$ is a pure AC voltage, shown as the middle blue dotted line in Figure 4 with zero DC voltage. In order to achieve a ripple-free output voltage across the LED lamps, the compensation voltage $v_{\text{comp}}$ must offset the ripple voltage, $v_{\text{ripple}}$, as given in (2).

$$v_{\text{comp}}(t) = -v_{\text{ripple}}(t)$$

The voltage across the LED lamp is the sum of the PFC output voltage and the compensation voltage, expressed in (3).

$$V_{\text{LED}} = V_{\text{main}} + v_{\text{comp}}$$

Substitution of (1) and (2) into (3) yields (4):

$$V_{\text{LED}} = V_{\text{DC}}$$

The LED lamp sees only the DC component as shown in the lower brown solid line in Figure 4. It is noted that the peak to peak value of the double line frequency voltage ripple in PFC output $V_{\text{ripple}}$ is proportional to the LED output current $I_{\text{LED}}$ as well as the PFC output capacitance $C_{\text{main}}$, as shown in (5).
A smaller value of $C_{\text{main}}$ should be used in order to remove the electrolytic capacitor from the proposed configuration, which will be discussed in Section III (C).

The prototype of the proposed LED driver with a bipolar compensation stage is shown in Figure 5. An active clamped Flyback converter operating in continuous conduction mode (CCM) [18-22] is used to achieve power factor correction. It provides all of the LED driving power as well as a small amount of power to the bipolar compensation stage. According to the experimental results, active clamp technology is able to increase the efficiency of the PFC stage by 2% compared to conventional single-stage PFC technologies using RCD snubbing. The auxiliary serial bipolar compensation stage only compensates the AC voltage ripple.

B. Bipolar Compensation Stage

Figure 6 illustrates the control of the bipolar compensation stage. Firstly, the PFC output voltage $v_{\text{main}}$ is sensed and scaled down by a differential amplifier circuit. The sensed signal is expressed as $v_{\text{main}}$. Secondly, the DC component of $v_{\text{main}}$ is blocked by a DC blocking circuit, resulting in an AC reference $v_{\text{ref}}$ which is proportional to the ripple component of the PFC output voltage, $v_{\text{main}}$. Thirdly, the AC component of $v_{\text{main}}$ is rebuilt at the output of the bipolar compensation stage, $v_{\text{comp}}$, by forcing the scaled compensation output voltage $v_{\text{comp}}$ to track the ripple reference, $v_{\text{ref}}$. This is achieved by the conventional PI control in the ripple tracking block. Considering that all of the control circuits in prototype are single-ended powered, a DC bias of the same value is applied to both the voltage reference $v_{\text{ref}}$ and the sensed compensation voltage $v_{\text{comp}}$, by level shifters, resulting in a practical positive reference voltage $v_{\text{ref, lev}}$ and a positive scaled compensation voltage $v_{\text{comp, lev}}$. This avoids the negative portion of the sensed voltage reference in the circuit. As a result, the bipolar compensation output voltage $v_{\text{comp}}$ becomes AC voltage which can fully compensate the double line frequency voltage ripple from $v_{\text{main}}$.

C. LED current regulation

The LED current is regulated and the power factor correction is implemented by the PFC control loop, as shown in Figure 7. The compensation control loop and the PFC control loop operate separately. It is noted that the low frequency voltage ripple, $V_{\text{ripple}}$, is determined by the PFC loop, according to (5).
III. STEP BY STEP DESIGN PROCEDURE

A. Selection of voltage rating of the compensation stage input capacitor \( C_{aux} \)

The compensation stage requires a relatively high input capacitance \( C_{aux} \) (over one hundred \( \mu \)F) to buffer the input voltage ripple from the PFC stage transformer winding.

Multi-layer ceramic capacitor is a good choice for the compensation stage input capacitor due to its small size and low cost as compared to film capacitor [23, 24]. However, high-capacitance ceramic capacitors (>10\( \mu \)F) become expensive or even unavailable when the required DC voltage rating is over 50V. Therefore, the design limitation of 50V \( C_{aux} \) voltage rating is used in the practical design. The compensation stage switch ratings and the allowable PFC voltage ripple can be decided accordingly.

B. Selection of the compensation stage MOSFETs

The voltage stress of the full bridge switches is the voltage across \( C_{aux} \) and is therefore less than 50V, as discussed above. In order to reduce losses, MOSFETs with a low drain-to-source voltage \( V_{ds} \), low \( R_{ds(on)} \) and low total gate charge, \( Q_g \), are preferred. In the experimental prototype, MOSFETs with voltage rating of 30V are used. The parameters values and rating of the inductor, \( L_{comp} \) and capacitor, \( C_{comp} \), are selected as 47\( \mu \)H and 4.7\( \mu \)F 50V.

C. Selection of PFC stage output capacitance

The following three points must be taken into consideration when selecting the optimal PFC output capacitance:

- The peak voltage of the double line frequency ripple should be limited to be less than the average output voltage of the LED load to ensure a high power factor for the PFC stage, as per (6):

\[
\frac{1}{2} V_{\text{ripple}} \leq V_{LED}
\]

- Although the double line frequency component is removed from the LED output current by the bipolar compensation stage, a high switching-frequency component is introduced. A higher PFC output capacitance helps to dampen this high frequency component.

- Minimizing the PFC output capacitance and limiting the double line frequency voltage ripple is a trade-off, which affects the maximum voltage stress on the PFC output capacitor as expressed in (7) and the voltage stress on the switches in the compensation stages which is discussed in IV.

\[
V_{\text{main max}} = V_{LED} + \frac{1}{2} V_{\text{ripple}}
\]

With these factors in mind, the LED driver experimental prototype has been designed to meet the following the specifications as shown in Table 1.

<table>
<thead>
<tr>
<th>( V_{in} )</th>
<th>( V_{LED} )</th>
<th>( I_{LED} )</th>
<th>( P_0 )</th>
<th>( f_{line} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>85–265 Vac</td>
<td>( \approx )150 Vdc</td>
<td>700 mA</td>
<td>100 W</td>
<td>60 Hz</td>
</tr>
</tbody>
</table>

With the specified LED current, the amplitude of 120Hz ripple of PFC voltage depends on the output capacitance value, according to (5). It increases dramatically when the output capacitance is less than 100\( \mu \)F as shown in Figure 8:

\[ V_{\text{main,ripple}} = V_{LED} + \frac{1}{2} V_{\text{ripple}} \]

The peak to peak ripple voltage goes to 40V (the peak value is 20V) when the output capacitance is set as 44\( \mu \)F. In the experimental prototype, two 22\( \mu \)F parallel film capacitors are selected so that the peak voltage of PFC output capacitor is under 200V (150V + 20V = 170V to be exact).

D. Design of active- clamp Flyback PFC stage using conventional methods

In order to enhance the system efficiency of the proposed LED driver, active clamp technology is applied to the PFC stage.

The parameters values are designed based on the selected output capacitor as well as the specifications in

Figure 7 Output current regulation.

Figure 8 PFC output capacitance vs. PFC output pk-pk ripple

Table 1 Specifications of LED driver

![Diagram](image-url)
Table 1. The steps should follow the conventional design rules of active-clamp Flyback with PFC mechanism[19].

In the experimental prototype, the transformer in Flyback PFC stage is carefully designed with a magnetizing inductance of 1300µH and a leakage inductance of 33µH. This big magnetizing inductance keeps the PFC stage working in current continuous mode (CCM) throughout the whole universal ac input. With an external 15µH inductor connected in series with the transformer, soft switching can be ensured for the most part of line frequency cycle, cycling the energy stored in the lump capacitor of the main MOSFET before it is switched on.

IV. ANALYSIS OF PROPOSED BIPOLAR COMPENSATION STAGE

The proposed compensation circuit features a bipolar output (both positive and negative voltages) as shown in Figure 9(a). However, its output current is the LED current and is a DC current. Two modes of the compensation circuit are shown in Figure 9(b).

Figure 9 Operating modes of bipolar compensation circuit.

From a power flow point of view, the proposed compensation stage is different from the traditional single-phase full bridge inverter in that the circuit does not contribute DC power to the LED load. It instead acts as a reservoir to buffer the power difference and completes an exchange of instantaneous power with the load once every half of a line cycle. The power loss of the bipolar compensation stage is offset via an auxiliary winding from the PFC stage, so that the input voltage of the auxiliary stage is always higher than its output voltage and the compensation can be committed normally.

The four MOSFETs \( Q_1\sim Q_4 \) conduct diagonally to provide paths for the output current \( I_{LED} \) as shown in Figure 9(b). According to the electrical features of compensation stage topologies, it sees the peak value as half of the double line frequency ripple, shown in (8).

\[
V_{comp,max} \geq \frac{1}{2} V_{ripple} \tag{8}
\]

where \( V_{comp,max} \) is the switches’ voltage stress in the compensation stage.

The bipolar compensation method also yields a higher efficiency, since the compensation stage does not contribute DC power to the LED load. The processed energy is therefore less than the unipolar solution in [16]. With a bipolar ripple compensation stage, the PFC ripple can be much higher thus significantly reducing the output capacitance.

V. EXPERIMENTAL VERIFICATION

A 100W CCM single-stage Flyback LED driver with bipolar compensation stage has been built. The design specifications are shown in Table 1 and the prototype parameters are below in Table 2.

Table 2 Prototype parameters values

<table>
<thead>
<tr>
<th>Active Clamp Single-stage Flyback PFC Stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Capacitor ( (C_{aux}) )</td>
</tr>
<tr>
<td>Switches ( (Q_{aux, Q_{aux}}) )</td>
</tr>
<tr>
<td>Diode ( (D) )</td>
</tr>
<tr>
<td>Turns Ratio ( (N_{x},N_{y},N_{z}) )</td>
</tr>
<tr>
<td>Magnetizing Inductance ( (L_{m}) )</td>
</tr>
<tr>
<td>Leakage Inductance ( (L_{lek}) )</td>
</tr>
<tr>
<td>External Leakage Inductor ( (L_{lek}) )</td>
</tr>
<tr>
<td>Active Clamp Capacitor ( (C_{aux}) )</td>
</tr>
<tr>
<td>Single-stage PFC Controller</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Proposed Bipolar Compensation Stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching Frequency ( (f_{sw}) )</td>
</tr>
<tr>
<td>Input Capacitor ( (C_{aux}) )</td>
</tr>
<tr>
<td>Output Inductor ( (L_{com}) )</td>
</tr>
<tr>
<td>Output Capacitor ( (C_{comp}) )</td>
</tr>
<tr>
<td>Full-bridge Switches ( (Q_{1}\sim Q_{4}) )</td>
</tr>
<tr>
<td>SPWM Controller</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>LED lamp Load</th>
</tr>
</thead>
<tbody>
<tr>
<td>LED Chip Part Number</td>
</tr>
<tr>
<td>Forward Voltage/pcs ( (V) ) Typ</td>
</tr>
<tr>
<td>Max Current ( (I_{com}) )</td>
</tr>
<tr>
<td>Luminous Flux/pcs @ 700 mA</td>
</tr>
</tbody>
</table>

A. Current ripple compensation performance

The key waveform of the proposed LED driver configuration \( (C_{main}=44 \ \mu F) \) is shown in Figure 10(a) whose reference polarity is the same in Figure 3. It is noticed that the AC voltage generated by the compensation stage \( (CH2) \) mitigates the 120Hz PFC ripple \( (CH1) \), resulting in a total flat voltage \( (CH3) \) and flat LED current \( (CH4) \), the current ripple value @ 120Hz is shown in FFT channel \( (CH6) \). The 120Hz PFC voltage ripple is 42V pk-pk before compensation. The LED output current ripple @ 120Hz is 6.2mA RMS after compensation. According to (5), when using conventional single-stage LED drivers, such a small ripple voltage can be only achieved when the output capacitance is increased to 4700µF. Figure 10(b)
shows the output voltage and LED current of a single-stage LED driver under 4700µF output capacitance with the same power train parameters, the current ripple value is 8.2mA. It is evident that the proposed solution reduces the output capacitance value by 99%!

B. Light flickering comparison

A luminance to voltage conversion device was built to measure the light flickering performance of the proposed method. Figure 11 shows the lighting fluctuation comparison between the LED lamps driven by the proposed LED driver in Figure 11(a) and the conventional single-stage active-clamp Flyback LED driver in Figure 11(b). The proposed LED driver with bipolar compensation shows the superior light flickering reduction ability over the conventional LED driver with 4700 µF output capacitance. In order to highlight the 120Hz component of the signals, both CH1 and CH2 in Figure 11 are AC coupled. As a result, only a small DC component remains in the mathematic channel, as shown in the most left part FFT signal.

C. Power efficiency and Power Factor performance

Since the proposed bipolar compensation stage only processes the AC ripple component, the efficiency loss during compensation is minimal. The power efficiency and power factor of the proposed LED driver are shown in Figure 12. The experimental results show that the proposed LED driver has reached 90.6% power efficiency and 0.97 power factor given a universal AC input (110V~220V). The peak efficiency is 92%. The power loss contributed by the compensation is generally very small (<1.5W), as shown in Figure 13. Compared to the major benefit of capacitor value reduction and using film capacitors, the loss is insignificant.

---

![Figure 10 Compensation performance of the proposed LED driver, when $V_{in}=110$ Vac, $V_{LED}≈150V$, $I_{LED}=0.7A$, $P_o=100W$.](image)

![Figure 11 Light flickering reduction performance comparison, when $V_{in}=110$ Vac, $V_{LED}=150V$, $I_{LED}=0.7A$, $P_o=100W$.](image)
VI. CONCLUSION

This paper has proposed a high-power LED driver configuration with a bipolar compensation stage. This auxiliary circuit neither impacts the DC output current nor degrades the power factor, compensating only the AC ripple at the PFC output. As a result, the required output capacitor value is significantly reduced and the electrolytic capacitors can be replaced by long-life film capacitors. A 100W (150V/0.7A) experimental prototype was built. The experimental results demonstrate that, using a 44μF output capacitor, the double line frequency LED ripple current can be as low as 6.2mA RMS in the proposed configuration, which would otherwise require over 4700μF output capacitance using conventional single-stage LED drivers.

Compared to the existing configurations, the proposed configuration is able to: 1) significantly reduce the PFC output capacitance 2) achieve high efficiency comparable to the conventional single-stage solutions 3) utilize low-voltage-rating components in the compensation stage, thus providing an improved solution for high-power LED drivers.